AMD EPYC 7F32 socket: SP3

The AMD EPYC 7F32 uses SP3, the 4094-contact LGA socket for EPYC Naples, Rome and Milan processors. It is an 8-core Rome frequency optimized chip at 180 W for single or dual socket SP3 boards with DDR4 ECC memory.

Socket
SP3
Launched
April 14, 2020
Cores and threads
8 and 16
Default TDP
180 W
Codename
Rome
Segment
Server
Family
AMD EPYC
Clocks
3.7 / 3.9 GHz

AMD EPYC 7F32 specifications

Cores8
Threads16
Core architectureZen 2 (Rome)
Clocks3.7 GHz base, up to 3.9 GHz boost
Cache128 MB L3 and 4 MB L2 (132 MB total)
Default TDP180 W
Manufacturing processTSMC 7 nm CCD with 14 nm IOD
Memory supportDDR4-3200 ECC, 8 channels, up to 4 TB per socket
PCI Express128 PCIe Gen4 lanes per socket (64 usable in 2P)
Integrated graphicsNone (BMC graphics on board)
MultiplierLocked
ECC memorySupported, DDR4 ECC RDIMM
PackageSP3 (LGA4094)
Cooler in the boxNone, server heatsink required

Motherboard compatibility

AMD EPYC 7F32 needs a motherboard with a SP3 socket. Chipset by chipset data for this codename is not recorded yet. See the SP3 chipset list and the board maker's CPU support list.

SP3 at a glance

TypeLGA, 4,094 contacts
Package size58.5 × 75.4 mm
IntroducedJune 2017
MemoryDDR4 ECC RDIMM, 8 channels to DDR4-3200, up to 4 TB per socket
Cooler mounting holesBoard specific (server heatsink)

Read the full SP3 socket guide

What the EPYC 7F32 is

The EPYC 7F32 is an eight core, sixteen thread server processor in the EPYC 7002 series built on Zen 2 with the Rome codename. It runs at 3.7 GHz base with boost up to 3.9 GHz across 16 threads in an 8 by 1 core layout across eight chiplets. Cache is 128 MB of L3 with 4 MB of L2 for 132 MB total, and the TSMC 7 nm compute dies with a 14 nm I/O die target frequency over density.

AMD built the F-series for per-core licensed software and high clock server work that pays per core. Eight cores at 3.7 GHz base exceed standard Rome 8-core clocks by a wide margin, which helps databases and single thread heavy services. Eight DDR4 channels feed the cores with ECC, and 128 Gen4 lanes cover NVMe and networking.

AMD rates the chip at 180 W default TDP with locked multiplier. The SP3 package carries 4094 contacts in a large LGA with carrier frame for single or dual socket boards. The April 14 2020 launch with Dell EMC, HPE, Lenovo, Supermicro and Nutanix support marked the frequency optimized Rome refresh alongside the 7F52 and 7F72.

Socket and motherboard compatibility

The 7F32 fits SP3 on single socket 1P or dual socket 2P boards with DDR4 ECC RDIMM layouts. EPYC is chipset-free as a system on chip, so memory, PCIe and SATA come from the processor itself with extra controllers only where boards add them. Firmware support for Rome 7002 must be installed from the board maker page.

SP3 boards for eight cores range from single socket edge servers to dual socket racks where the second socket adds threads rather than lanes. Power stages target 180 W sustained, so single EPS with solid airflow suffices in 1P while 2P needs dual feeds. Memory population with DDR4-3200 RDIMM follows eight channels per socket to 4 TB, with one DIMM per channel for full bandwidth.

The frequency optimized F suffix marks high clock Rome against standard P and non-suffix parts. Boards that run a standard 8-core 7232P also run the 7F32, but sustained 3.7 GHz base needs stronger cooling than 3.1 GHz standard parts. The socket supports the chip wherever Rome 7002 IDs are present in firmware.

Memory, PCIe and cooling

DDR4-3200 ECC RDIMM in 8 channels to 4 TB per socket gives full bandwidth for licensed cores. Primary slots first per manual, with 2P layouts mirroring channels across sockets. Larger capacities need board validation for LRDIMM versus 3DS RDIMM. Memory speed past 3200 MT/s helps only where the board qualifies it, since server stability favours validated speeds.

PCIe from the CPU gives 128 Gen4 lanes per socket, with 64 reserved for Infinity Fabric links in 2P platforms. Single socket operation keeps all usable lanes for NVMe, networking and accelerators. Cooling needs a 180 W server heatsink with front to back airflow, since high clocks concentrate power in few active cores. No box cooler is included.

ECC joins the CPU as a requirement. Boards that route DDR4 ECC RDIMM correct single bit errors in long database runs, which matters more than headline memory clocks for service uptime. Population with matched RDIMMs beats mixed kits for bandwidth and error coverage.

Upgrade paths

On SP3 the nearby steps are the 16-core AMD EPYC 7F52 for doubled threads at higher power and standard 8-core Rome parts for lower clocks at lower power. Many owners gain more from memory density or NVMe first. Filling 8 channels and adding fast networking help licensed workloads without a chip swap.

Moving within Rome, the 7F52 adds cores with the same 3.9 GHz boost ceiling for threaded F-series work, while the AMD EPYC 7F72 adds 24 cores where thread count dominates. For most 7F32 owners the value order is memory to full channels, then networking, then a core step on the same SP3 socket where licenses allow.

Used buyers check firmware and cooling first. An SP3 board that shipped with Naples in 2017 needs a BIOS with Rome 7002 support before running a 7F32, plus a 180 W heatsink with correct carrier. The locked multiplier leaves tuning to power capping, but the main gain over standard 8-core Rome is higher out of box base and boost.

Frequently asked questions

What socket does the AMD EPYC 7F32 use?

Socket SP3 (LGA 4094) on single or dual socket boards with DDR4 ECC. It needs Rome 7002 firmware support.

What memory does the 7F32 use?

DDR4-3200 ECC RDIMM in 8 channels to 4 TB per socket. One DIMM per channel gives full bandwidth for licensed cores.

How many cores does the 7F32 have?

Eight cores and 16 threads at 3.7 GHz base and up to 3.9 GHz boost, with 132 MB total cache and a 180 W TDP for frequency optimized server work.

Is the 7F32 good for gaming?

It runs per-core licensed databases and high clock services with ECC memory, but desktop or gaming needs are served better by Ryzen parts. High base clocks help licensed throughput, while SP3 board cost and server cooling exceed desktop needs.

Sources and verification

  1. Epyc - Second generation Rome 7002 7F32 (Wikipedia)
  2. Zen 2 - Rome server CPUs on SP3 (Wikipedia)

Facts last checked against these sources on . Page last edited on .